videos.accellera.orgAccellera Systems Initiative Videos

Video Site Home | Accellera Systems Initiative Home Home Videos Activities Latest Videos SystemC: Focusing on High-Level Synthesis and Functional Coverage for SystemC Presented at DVCon U.S. on February 25, 2019 This tutorial provides an overview on High Level Synthesis (HLS) with a discussion on data types and model structure as well as lessons learned. It also includes Functional Coverage for SystemC and a brief update on the Accellera SystemC Working Group. View tutorial > Gain Valuable Insight into — and Make the Most Out of — the Changes and Features that Are Part of the New IEEE 1800.2 Standard for UVM Presented at DVCon U.S. on February 25, 2019 This tutorial dives into the changes and features that are part of the new IEEE 1800.2™ Standard for UVM, including clarification and guidelines for UVM messaging and verbosities, analysis port connections and paths, TLM fifos, overriding do_methods(), using field macros, UVM tips and tricks, and more. View tutorial > IEEE-Compatible UVM Reference Implementation and Verification Components Presented at DVCon U.S. on February 26, 2018 This tutorial introduces you to the new reference implementation aligned with IEEE 1800.2 created by the Accellera UVM Working Group and helps you gain the practical knowledge you need to adopt the IEEE 1800.2™ Standard for UVM. View tutorial > Portable Test and Stimulus: The Next Level of Verification Productivity is Here Presented at DVCon U.S. on February 26, 2018 This tutorial shows how to use the Portable Stimulus Standard to enable reuse of verification intent throughout the product development process. View tutorial > Introducing IEEE 1800.2 – The Next Step for UVM Presented at DVCon U.S. on February 27, 2017 This tutorial examines the changes that UVM has undergone while becoming IEEE 1800.2 and how you can prepare for the IEEE standard today. View tutorial > SystemC Design and Verification – Solidifying the Abstraction Above RTL Presented at DVCon U.S. on February 27, 2017 This tutorial examines the latest advances in the SystemC language, including the synthesizable subset and CCI configuration, and discusses how to apply the emerging UVM-SystemC standard. View tutorial > View All Technical Tutorials > View Accellera Standards Updates and Activities > Copyright © Accellera Systems Initiative...